A Review of CMOS Dynamic Power Consumption Optimization and Design Methods

Yiran Chen

doi:10.47297/taposatWSP2633-456913.20250605

PDF
Export
Share
Collection
Album

A Review of CMOS Dynamic Power Consumption Optimization and Design Methods

Volume 6, Issue 5

Views: 0 Downloads: 0

A Review of CMOS Dynamic Power Consumption Optimization and Design Methods
A Review of CMOS Dynamic Power Consumption Optimization and Design Methods
School of Integrated Circuits, Shandong University, Jinan, Shandong, 250101, China
Vol. 6, Issue 5, Pages: 59-62(2025)
Published：19 May 2025
DOI：10.47297/taposatWSP2633-456913.20250605
Accepted：

Scan QR Code

Chen Yiran.A Review of CMOS Dynamic Power Consumption Optimization and Design Methods[J].Theory and Practice of Science and Technology,2025,06(05):59-62.
DOI：

Chen Yiran.A Review of CMOS Dynamic Power Consumption Optimization and Design Methods[J].Theory and Practice of Science and Technology,2025,06(05):59-62. DOI： 10.47297/taposatWSP2633-456913.20250605.

摘要

Abstract

As integrated circuit processes enter the sub-nanometer era

dynamic power optimization becomes a core challenge for improving chip energy efficiency. This paper systematically examines the generation mechanism of dynamic power consumption and multi-level optimization strategies

and highlights the importance of cross-level collaborative design in breaking through the bottleneck of traditional single-level optimization. The research shows that through collaborative innovation in circuit design

system architecture and new device structure

power consumption can be significantly reduced and energy efficiency improved. The new device technology can effectively alleviate leakage problems by enhancing gate control capabilities

but its process complexity and parasitic effects still need further exploration. Future research needs to integrate material innovation

dynamic and static power management

and intelligent optimization algorithms to meet the demands of high-performance computing and the Internet of Things for low-power design.

关键词

Keywords

references

Ren Zhen-Li. Physical implementation of data-driven clock gating technology [D]. Southeast University,2016.

S. Rahimipour, W. N. Flayyih, F. Z. B. Rokhani, et al. Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing[J]. In IEEE Transactions on Very Large-Scale Integration (VLSI) Systems. Oct 2020, 28: 2210-2222.

P. Vogelmann, J. Wagner, M. Haas, M. Ortmanns. A Dynamic Power Reduction Technique for Incremental Delta Sigma Modulators[J ] . In IEEE Journal of Solid-State Circuits . May 2019, 54: 1455-1467.

Chen Guangsheng, Zhang Xu, Shen Liwei. Low-power CMOS digital integrated circuit design [J]. Integrated circuit applications, 2021, 38 (7) : 17-21. DOI: 10.19339 / j.i SSN. 1674-2583.2021.07.004.

Zhao Zhichao, Wu Tiefeng. Main characteristics of CMOS Integrated circuits and design analysis of low-power CMOS integrated circuits [J]. Technology Entrepreneurship Monthly,2017,30(13):116-117.

Xu Zhilan, Yang Lianxing. Low-power design methods for CMOS integrated circuits [J]. Microelectronics,2004,(03):223-226.

Wu Lianxia. Low-power CMOS integrated circuit design method research [J]. Journal of information science and technology, 2009, (25) : 235-236. The DOI: 10.16661 / j.carol carroll nki. 1672-3791.2009.25.142.

zhao morning. Modified low-power clock gating circuit design and its application [D]. Lanzhou jiaotong university, 2022. The DOI: 10.27205 /, dc nki. Gltec. 2022.000171.

Xu Yongjun. Power estimation and low power design of integrated circuits [D]. Graduate University of Chinese Academy of Sciences (Institute of Computing Technology),2006.

Liu Chang. Research on UnDoped Single-tube Inverters Based on High, Medium and Low Schottky Barriers [D]. Shenyang university of technology, 2023. DOI: 10.27322 /, dc nki. Gsgyu. 2023.000504.

Liang. Low-power design and optimization techniques for high-speed ADC circuits [J]. Wireless Interconnection Technology,2024,21(13):91-93.

Chen Jiajie. Research on Ultrafast High Voltage Pulse Generator Based on Delayed push-pull structure of Power MOSFET [D]. Shenzhen university, 2023. DOI: 10.27321 /, dc nki. Gszdu. 2023.000512.

Zhang Pengfeng. Three sides of tunneling double threshold independent gate TFET device and its optimization [D]. Ningbo university, 2020. The DOI: 10.27256 /, dc nki. Gnbou. 2020.000718.

Xu Zhongchi. Low-power hybrid logic design based on FinFET devices [D]. Ningbo University,2017.

Alert me when the article has been cited

Submit

No data

Related Author

No data

Related Institution

No data

⁰